INTEL ANNOUNCES PCI CHIP SET SUPPORT FOR NEW PENTIUM PROCESSORS

FOLSOM, Calif., March 7, 1994 -- Intel Corporation today announced a
Peripheral Component Interconnect (PCI) chip set which provides a
high-performance desktop solution for the new high-speed members of the
Pentium processor family. The 82430NX PCIset enables system vendors to
design systems easily for the Pentium processors at iCOMP index 735/90 MHz
and at iCOMP index 815/100 MHz, also announced today. The 82430NX is
enhanced with a transparent interface to a 3.3-volt host processor bus.

By taking advantage of the PCI local bus, the 82430NX PCIset allows vendors
to offer new levels of performance in graphics, networking, multimedia and
disk data transfer rates. The 82430NX enables PCs to better support the
higher bandwidth requirements of today's applications and allows end users
to increase functionality more easily.

The 82430NX architecture allows system vendors to target different
applications. With options such as different cache and memory sizes and
speeds, ISA or EISA expansion bus support, and single or dual-processor
systems, the 82430NX provides the flexibility for system vendors to
address the latest applications while offering systems at variable
performance and price levels.
"As the leading supplier of PCI chip sets, we are committed to providing
the best local bus solution for all Intel architecture-based PC designs,"
said Ron J. Smith, general manager of the PCI Components Division in
Folsom. "By upgrading our chip sets, we give our customers a greater
degree of flexibility in designing a variety of systems."

82430NX PCIset Performance

At the heart of the 82430NX PCIset architecture is the 82434NX, which
includes an integrated PCI, cache and main memory controller that connects
directly to the Pentium processor -- 735/90, 815/100. In addition to the
control functions, the device integrates Static Random Access Memory
(SRAM) for address tagging, providing cost and board space savings by
eliminating external SRAM storage of address tags. The new cache
controller supports external and internal write-back protocols and further
enhances CPU performance by supporting up to 512 KB of cache with either
standard or burst-mode SRAMs. With optional burst SRAMS, the 82430NX
enables true zero wait-state burst cache transactions at all Pentium
processor speeds. By supporting all combinations of cache and memory
sizes, system vendors and end users have the flexibility to configure or
upgrade existing system caches and memory subsystems.

Two Local Bus Accelerator components in the 82430NX PCIset -- or the
82433NX -provide fast management of the protocol changes between the host
bus and PCI local bus, ensuring optimal use of the 64-bit Pentium
processor -- 735/90 or 815/100 data path. The PCI local bus allows
multiple bus masters to transfer data concurrently with the CPU
transfers.

Other features of the 82430NX PCIset include dual processing support via an
integrated Advanced Programmable Interrupt Controller (APIC). The APIC
allows vendors to offer differentiated high-end workstations for advanced
applications.

Design Flexibility

The 82430NX PCIset will support both newly introduced Pentium processors
-735/90 and 815/100 -- with the following design options: DRAM from 2 to
512 MB; level one (L1) and level two (L2) write-back cache control; 256KB
or 512 KB external cache: standard (asynchronous) and burst (synchronous)
SRAM.
The 82430NX PCIset supports multiple combinations of on-board and
connector-based PCI local bus peripheral devices as well as an ISA or EISA
expansion bus that connects to PCI.

The ISA and EISA expansion bus solutions support additional standard I/O
expansion cards. The ISA interface is incorporated into a single chip, the
82378ZB, that connects directly to the PCI bus. The EISA interface
consists of two components -- a PCI to EISA bridge chip, the 82375EB, and
the EISA System Component, the 82374EB. The ISA implementation of the
82430NX PCIset supports up to six expansion slots while the EISA version
supports up to eight slots.

The 82430NX can be designed with the 82378 SIO for PCI performance in a
single processor system. By combining the 82430NX APIC chip with the
82374EB and the 82375EB EISA bridge components, the advanced EISA systems
can support up to two processors for multiprocessing configurations.

Design Tools

The second-generation 82430NX PCIset comes with tools and specifications
aimed at increasing a vendor's design efficiency and shorten their time to
market. Design schematics and examples are currently available. Reference
platforms are available and are slated for sale in May.

Pricing and Availability

Samples and production quantities are available now. In 10,000-unit
quantities, the ISA 82430NX PCIset costs $80.30 (U.S.) and the EISA
82430NX PCIset costs $107.25 (U.S.). For pricing and availability outside
the United States, contact the Intel sales office in that region. For
additional information about Intel's 82430NX PCIset, call a local sales
office or the Literature Center at (800) 548-4725 (in the U.S. and
Canada). For immediate information via fax please call Intel's FaxBACK
Information Service at (800) 628-2283 and ask for option #7172-7175.

Intel, the world's largest chip maker, is also a leading manufacturer of
personal computer networking and communications products.

Intel Corporation
2200 Mission College Blvd.
PO Box 58119
Santa Clara, CA 95052-8119

 ============================================================
 From the  'New Product Information'  Electronic News Service
 ============================================================
 This information was processed from data provided by the
 above mentioned company. For additional details, contact 
 the company at the address or telephone number indicated.
 OmniPage Pro is now used for converting all printed input! 
 ============================================================
 All submissions for this service should be addressed to:
 BAKER ENTERPRISES,  20 Ferro Dr,  Sewell, NJ  08080  U.S.A.
 Email: RBakerPC (AOL/Delphi), rbakerpc@delphi.com (Internet)
 ============================================================
